												RE\	/ISIOI	NS_							
					LTR DESCRIP						PTION DATE					APP	ROVE)			
Prepared	lin ac	cordar	nce wit	h ASMI	E V14 3	v/l												Venc	lor item	n drawi	na
REV	111 40	- Cordar																Vone	101 11011	diawi	
PAGE																					
REV																					
PAGE																					
REV STA			REV	,																	
OF PAG	ES		PAG	E		1 2	3	4	5	6	7	8	9	10							
PMIC N/A	Α		1		PARED	•		1 7		1 0	†				SUPP	LY CE	NTER	R. COI	_UMBU	JS	1
,					I. Nguy								·			UMBU					
Original	date c	of drav	ving		CKED E						TIT	LE									
Y	Y MM	DD	-	Phu F	l. Nguy	en									רטיס	T / I	۷ ا	۰.۱۸۸	-D ^'	MO0	10
()2-11-	05	•		ROVED						BIT	D-T	YPE	TRA	NSP	AREN	IT LA	ATCH	I WITI	MOS, H 3-	16-
															S, TT LICOI	L CO	MPA	TIBL	Ε,		
				Thom	as M. F	less					IVIC	TIVL	-1 1 1 11	O OIL	_1001	4					
				SIZE	E C	ODE	DENT	. NO.			DWG NO.										
				Α				6236							V6 :	2/0	360)2			
				REV	1						PAC	3E 1	ı oı								
				IVE A							FAC	<i>)</i> [UI	10							

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance 16-Bit D-type transparent latch with three-state outputs, with an operating temperature range of -40°C to +125°C.
- 1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturers PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

V62/03602	-	<u>01</u>	<u>X</u>	<u>E</u>
Drawing		Device type	Case outline	Lead finish
number		(See 1.2.1)	(See 1.2.2)	(See 1.2.3)

1.2.1 Device type(s).

Device TypeGenericCircuit function01SN74ACT16373Q-EP16-Bit D-type transparent latch
with three-state outputs

1.2.2 Case outline(s). The case outline(s) shall be as specified herein.

Outline Letter	Number of pins	JEDEC PUB 95	Package style
Χ	48	JEDEC MO-118	Plastic Small-Outline

1.2.3 Lead finish. The lead finishes shall be as specified below or other lead finishes as provided by the device manufacture:

<u>Material</u>
Hot solder dip
Tin-lead plate
Gold plate
Palladium
Gold flash palladium

1.3.. Absolute maximum ratings 1/

Supply voltage range (V _{CC})	0.5 V to 7 V
Input voltage range (V _I)	0.5 V to V _{CC} +0.5 V <u>2</u> /
Output voltage range (V _O)	0.5 V to V _{CC} +0.5 V <u>2</u> /
Input clamp current (I_{IK}) ($V_I < 0 \text{ V or } V_I > V_{CC}$)	± 20 mA
Output clamp current (I_{OK}) ($V_I < 0 \text{ V or } V_I > V_{CC}$)	± 24 mA
Continuous output current (I_O) ($V_O = 0 \text{ V to } V_{CC}$)	± 24 mA
Continuous current through V _{CC} or GND	± 260 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air)	
Storage temperature range, T _{stg}	65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	Α	16236	V62/03602	
		REV	PAGE 2	

^{2/} The input and output voltage ratings may be exceeded if the input and output ratings are observed.

^{3/} The maximum package power dissipation is calculated using a junction temperature of 150°C and a broad trace length of 750 mils.

1.4 Recommended operating conditions 4/

Supply voltage range (V _{CC})	+4.5 V to +5.5 V	<u>5</u> /
Input voltage range (V _{IN})	+0.0 V to V _{CC}	
Output voltage range (V _{OUT})	+0.0 V to V_{CC}	
Minimum high-level input voltage (V _{IH})	2.0 V	
Maximum low level input voltage (V _{IL})	0.8 V	
Maximum high level output current (I _{OH})	-16 mA	
Maximum low level output current (I _{OL})	16 mA	
Input transition rise or fall rate $(\Delta t/\Delta v)$	0 to 10 ns/V	
Ambient operating temperature (T _A)		

2. APPLICABLE DOCUMENTS

JEDEC PUB 95 - Registered and Standard Outlines for Semiconductor Devices

(Applications for copies should be addressed to the Electronic Industry Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834 or at http://www.jedec.org)

3. REQUIREMENTS

- 3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:
 - A. Manufacturer's name, cage code or logo
 - B. Pin 1 identifier
 - C. ESDS identification (Optional)
- 3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.
- 3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.
 - 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.
 - 3.5 Diagrams.
 - 3.5.1 Case outline(s). The case outline(s) diagram shall be as shown in 1.2.2 and in figure 1.
 - 3.5.2 Block diagram. The block diagram shall be as shown in figure 2.
 - 3.5.3 <u>Terminal connections</u>. The terminal connections shall be as shown in figure 3.
 - 3.5.4 <u>Timing waveforms</u>. The timing waveforms shall be as shown in figure 4.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	Α	16236	V62/03602	2
		REV	PAGE 3	3

 $[\]underline{4}$ / Unused inputs should be tied to V_{CC} through a pullup resistor of approximately 5 k Ω or greater to keep them from floating. Refer to the device manufacturer's application report.

⁵/ All V_{CC} and GND pins must be connected to the proper-voltage power supply.

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol		herwise	Vcc	T _A at	Device type			Unit
			Otherwise cified Vcc TA at type Device type Limits A 4.5 V 25°C 01 4.40 4.40 4.40 4.40 5.20 5.20 5.50 5.50 5.	Max					
High level output voltage	V _{OH}	I _{OH} = -50 μA		4.5 V	25°C	01	4.40		V
					-40°C to +125°C		4.40		
				5.5 V	25°C		5.40		
					-40°C to +125°C		5.40		
		I _{OH} = -16 mA		4.5 V	25°C		3.94		
					-40°C to +125°C		3.70		
						4.94			
					-40°C to +125°C		4.70		
		I _{OH} = -24 mA	<u>1</u> /	5.5 V	-40°C to +125°C		3.85		
Low level output voltage		$I_{OL} = 50 \mu A$		4.5 V	25°C			0.10	V
		10L 33 ps.			-40°C to +125°C			0.10	
				5.5 V	25°C			0.10	
					-40°C to +125°C			0.10	
		I _{OL} = 16 mA		4.5 V	25°C			0.36	
					-40°C to +125°C	-		0.50	
					25°C			0.36	
					-40°C to +125°C			0.50	
		I _{OL} = 24 mA <u>1</u> /		5.5 V	-40°C to +125°C			0.50	
Input current	I	$V_I = V_{CC}$ or G	ND	5.5 V	25°C			± 0.10	μΑ
					-40°C to +125°C			± 1	
Three-state output leakage	l _{OZ}	$V_O = V_{CC}$ or C	GND	5.5 V	25°C			± 0.50	μΑ
current					-40°C to +125°C	1		± 10	
Quiescent supply current	Icc	$V_I = V_{CC}$ or G	ND ,	5.5 V	25°C			8	μА
		$I_O = 0$			-40°C to +125°C			160	
Quiescent supply current	ΔI_{CC}	One input at	3.4 V,	5.5 V	25°C			0.9	mA
delta <u>2</u> /		Other inputs V _{CC}	at GND or		-40°C to +125°C			1	
Input capacitance	Cı	$V_I = V_{CC}$ or G	ND	5.0 V	25°C		4.5	TYP	pF
Output capacitance	C _{IO}	$V_O = V_{CC}$ or C	GND	5.0 V	25°C] [12 7	ГҮР	pF
Power dissipation capacitance per latch	C _{PD}	$C_L = 50 \text{ pF}$ f = 1 MHz	Output enabled	5.0 V	25°C		43 7	ГҮР	pF
			Output disabled				4.5	TYP	

See footnotes at end of table.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	Α	16236	V62/03602
		REV	PAGE 4

TABLE I. Electrical performance characteristics.


Test	Symbol	Symbol Test condition unless otherwi specified		V _{CC}	T _A at	Device type	Limits		Unit
							Min	Max	
Pulse duration, LE high	t _W			<u>3</u> /	25°C		4		ns
					-40°C to +125°C		4		
Setup time, data before LE↓	t _{SU}			<u>3</u> /	25°C		1		ns
					-40°C to +125°C		1		
Hold time, data after LE↓	t _H			<u>3</u> /	25°C		5		ns
					-40°C to +125°C		5		
Propagation delay time		From	То						
		(Input)	(Output)						
	t _{PLH}			<u>3</u> /	25°C	01	3.8	9.4	ns
		D	Q		-40°C to +125°C		3.8	11.8	
	t _{PHL}				25°C		3.1	9.7	
					-40°C to +125°C		3.1	13	_
	t _{PLH}			<u>3</u> /	25°C		4.6	10.8	_
		LE	Q		-40°C to +125°C		4.6	13.7	
	t _{PHL}			<u>3</u> /	25°C		4.5	10.5	
					-40°C to +125°C		4.5	13	
	t _{PZH}			<u>3</u> /	25°C		3.1	9.5	
		ŌE	Q		-40°C to +125°C		3.1	13	
	t _{PZL}		Q	<u>3</u> /	25°C		3.8	11.1	
					-40°C to +125°C		3.8	15.1	- - -
	t _{PHZ}			<u>3</u> /	25°C		5.3	9.9	
		ŌĒ	Q		-40°C to +125°C		5.3	11	
	t _{PLZ}	_	Q	<u>3</u> /	25°C	4.3	8.7		
					-40°C to +125°C		4.3	9.8	

Notes:

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO	Э.
COLUMBUS, OHIO	Α	16236	V62/036	02
		REV	PAGE	5

Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms. This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC} .


 V_{CC} = 4.5 V to 5.5 V



Symbol	Inches		Millim	neters
	Min	Max	Min	Max
Α		0.110		2.79
A1	0.008		0.20	
b	0.008	0.013	0.20	0.34
D	0.620	0.630	15.75	16.00
E	0.395	0.420	10.03	10.67
E1	0.291	0.299	7.39	7.59
е	0.025	Тур	0.635	5 Тур
L	0.020	0.040	0.51	1.02
L1	0.010		0	25
L2	0.005	0.010	0.13	0.25

FIGURE 1. Case outline.

DEFENSE SUPPLY CENTER, COLUMBUS		CODE IDENT NO.	DWG NO	
COLUMBUS, OHIO	Α	16236	V62/03602	
		REV	PAGE	6



Function table				
	Inputs		Output	
ŌE	LE	D	Q	
L	Н	Н	Н	
L	Н	L	L	
L	L	Х	Q_0	
Н	Х	Х	Z	

L = Low H = High X = Don't care


FIGURE 2. Block diagram.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	Α	16236	V62/03602	
		REV	PAGE 7	7

Terminal number	Terminal Symbol	Terminal number	Terminal Symbol
1	ŌE	25	2LE
2	1Q1	26	2D8
3	1Q2	27	2D7
4	GND	28	GND
5	1Q3	29	2D6
6	1Q4	30	2D5
7	V _{CC}	31	V _{CC}
8	1Q5	32	2D4
9	1Q6	33	2D3
10	GND	34	GND
11	1Q7	35	2D2
12	1Q8	36	2D1
13	13 2Q1		1D8
14	14 2Q2		1D7
15	GND	39	GND
16	2Q3	40	1D6
17	2Q4	41	1D5
18	Vcc	42	Vcc
19	2Q5	43	1D4
20	2Q6	44	1D3
21	GND	45	GND
22	2Q7	46	1D2
23	2Q8	47	1D1
24	2 OE	48	1LE

FIGURE 3. <u>Terminal connections</u>.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO	Э.
COLUMBUS, OHIO	Α	16236	V62/036	602
		REV	PAGE	8



Test	S1
t _{PLH} / t _{PHL}	Open
t _{PLZ} / t _{PZL}	2 x V _{CC}
t _{PHZ} / t _{PZH}	GND

Notes:

- 1/ CL includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control
- 3/ All impulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_0 = 50 \Omega$, $t_t = 3 \text{ ns}$, $t_t = 3 \text{ ns}$.
- 4/ The outputs are measured one at a time with one input transition per measurement.

FIGURE 4. Timing waveforms.

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO.	
COLUMBUS, OHIO	Α	16236	V62/03602	
		REV	PAGE	9

4.0 QUALITY ASSURANCE PROVISIONS

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices as applicable.

5.0 PREPARATION FOR DELIVERY

- 5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.
 - 6.0 NOTES
 - 6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.
- 6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.
- 6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Vendor part number	Top-Side Marking
V62/03602-01XE	01295	SN74ACT16373QDLREP	ACT16373QEP

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

<u>CAGE code</u> <u>Source of supply</u>

01295 Texas Instruments, Inc.

Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243

Point of contact: U.S. Highway 75 South

P.O. Box 84, M/S 853 Sherman, TX 75090-9493

DEFENSE SUPPLY CENTER, COLUMBUS	SIZE	CODE IDENT NO.	DWG NO	
COLUMBUS, OHIO	Α	16236	V62/03602	
		REV	PAGE	10